MC68EC040RC25B brand new original schematic diagram Functional circuit principle of each pin Chip pin definition - China IC network - Core 37
Publish Purchase
Location: model: accurate
  • Batch RFQ
  •  
  • supplier
  • model
  • number
  • manufacturer
  • encapsulation
  • Batch No
  • Transaction description
  • inquiry
  •  
  • Shenzhen Xinfulin Electronics Co., Ltd

         This member has used this website for more than 15 years

  • MC68EC040RC25B
  • number -
  • manufactor -
  • encapsulation -
  • Batch No -
  • -
  •  QQ:2881495808 QQ:308365177
  • thirteen billion four hundred and eighteen million five hundred and sixty-four thousand three hundred and thirty-seven  QQ:2881495808 QQ:308365177
more
  •  MC68EC040RC25BPULLS Diagram
  • Shenzhen First Line Semiconductor Co., Ltd

      This member has used this website for more than 16 years
  • MC68EC040RC25BPULLS
  • number 15000 
  • manufactor Original brand
  • encapsulation Original factory appearance
  • Batch No  
  • New and original parts of the stock and other orders
  •  QQ:2881493920 QQ:2881493921
  • 0755-88608801 multi line  QQ:2881493920 QQ:2881493921
  •  MC68EC040RC25B drawing
  • Shenzhen First Line Semiconductor Co., Ltd

      This member has used this website for more than 11 years
  • MC68EC040RC25B
  • number 15000 
  • manufactor Original brand
  • encapsulation Original factory appearance
  • Batch No  
  • New and original parts of the stock and other orders
  •  QQ:2881493920 QQ:2881493921
  • 0755-88608801 multi line  QQ:2881493920 QQ:2881493921
Direct train with order
MC68EC040RC25B product parameters
model: MC68EC040RC25B
Lifecycle: Obsolete
IHS Manufacturer: MOTOROLA INC
Part package code: PGA
Packing instructions: PGA,
Number of stitches: one hundred and seventy-nine
Reach Compliance Code: unknown
ECCN code: 3A001.A.3
HTS Code: 8542.31.00.01
Risk level: five point five eight
Address bus width: thirty-two
Bit size: thirty-two
Boundary scan: YES
Maximum clock frequency: 50 MHz
External data bus width: thirty-two
Format: FIXED POINT
Integrated cache: YES
JESD-30 code: S-CPGA-P179
Length: 47.245 mm
Low power mode: NO
Number of terminals: one hundred and seventy-nine
Packaging body material: CERAMIC, METAL-SEALED COFIRED
Encapsulation code: PGA
Package shape: SQUARE
Packaging form: GRID ARRAY
Certification status: Not Qualified
Maximum height of seating surface: 3.05 mm
Speed: 25 MHz
Maximum supply voltage: 5.25 V
Minimum supply voltage: 4.75 V
Nominal supply voltage: 5 V
Surface mounting: NO
Technology: HCMOS
Terminal type: PIN/PEG
Terminal pitch: 2.54 mm
Terminal location: PERPENDICULAR
Width: 47.245 mm
UPs/uCs/peripheral integrated circuit type: MICROPROCESSOR
Base Number Matches: one
  •  
  • supplier
  • model *
  • number *
  • manufacturer
  • encapsulation
  • Batch No
  • Transaction description
  • inquiry
Records selected for batch RFQ Selected zero 15 at most each time.