Analyze the Application of PXIE Bus in Multi channel High speed Data Acquisition Streaming Disk System

Publisher: SereneMelody Updated on: January 19, 2015 Source: e-works keyword: PXIE bus    High speed data acquisition    Streaming disc system Mobile phone reading articles Scan QR code
Read articles on your mobile phone anytime, anywhere

1. Introduction

With the development of measurement and control technology and the continuous expansion of its application scope, data acquisition methods and storage technologies have undergone tremendous changes in content and form. In this process, the test requirements of multi-channel, high sampling rate and real-time storage of a large amount of data pose challenges to the existing test system. How to effectively store and analyze a large amount of data in the test process has become the first issue for engineers to consider. This paper introduces the combination of data acquisition card based on PXIE bus and RAID0 disk array. Combining LabVIEW 2009 as the development platform, guided by flexible testing technology, it provides readers with a solution of a data acquisition system with multi-channel, high sampling rate, and real-time storage of a large amount of data.

2. Current situation

At present, multi-channel and high sampling rate data acquisition cards are widely available in the market. Such acquisition cards will generate a large amount of test data instantly. At this stage, the data storage medium is mainly SATA interface hard disk, and SATA interface hard disk is limited by the system bus bandwidth, for example, PCI bus is 133MB/s, PCIe bus is 4GB/s, PXie bus is 6GB/s. Therefore, if we want to build a multi-channel, high sampling rate, real-time data storage system with reliability, adaptability, flexibility and expansibility, the technical indicators of system bus, data transmission mode, system software architecture and hardware are very important.

3. System scheme

In order to build a multi-channel, high sampling rate, real-time data storage test system, our system scheme is described from both software and hardware aspects.

3.1 Hardware system

The hardware platform is based on the PXI of NI. The relatively mature multi-channel, high sampling, and large amount of data storage scheme of the PXI platform is: PXIE data acquisition card+RAID disk array. The highest data throughput of this scheme is 400-600MB/s, which fully meets the construction of such systems and ensures the reliability of system operation.

3.2 Software system

The software platform is based on NI's LabVIEW 20 DAQmx9.0. LabVIEW 2009 provides a new generation of data storage format, TDMS 2.0, with a maximum storage speed of 400MB/s. It uses super adaptability to meet the requirements of a large amount of data generated instantaneously in the process of data collection and ensure the real-time storage of large amounts of data in the system.

3.2.1 Software architecture

The efficiency of the software architecture will directly affect the execution efficiency of the program. Thanks to the multi-core processor and the multithreading operation mechanism of LabVIEW, engineers can use different threads to complete the acquisition, processing, and storage of input signals. By improving the flexibility of the software architecture, the program execution efficiency can be improved to maximize the performance of the PXI system.

3.2.2 Data storage type

Generally, when the sampling rate is small and the amount of data is small, you can choose to read DBL data directly. When the sampling rate is high and the amount of data is large, the measurement data can be read in the format of Raw 1D I16 or 2D I16. Among them, 1D I16 occupies the smallest memory, each sampling point occupies 2 bytes of memory, and each DBL sampling point occupies 8 bytes of memory. Therefore, when the amount of data is large, I16 format can significantly reduce the memory and CPU usage. The two formats have their own advantages and can play their advantages in different situations, making the system super adaptable and flexible.

3.2.3 Data transmission mechanism

Using IRQ or DMA to transmit the collected data can greatly reduce the CPU utilization, thus comprehensively improving the system performance.

3.2.4 Data storage mode

Generally, the buffer allocated by the API function of the system handling file operations is too small, and the performance is low when reading large files. According to the principle of flexibility, API functions that support the "disable buffering" mode can be selected in the programming process to avoid the speed bottleneck of the software streaming disk.
In LabVIEW 2009, functions that support streaming disks in non buffered format include TDMS, binary and Win32 API functions. Turning on Disable Buffer can significantly improve the speed of streaming disks.

On LabVIEW 2009 and DAQmx 9.0 platforms, you can use DAQmx TDMS2.0 to integrate the streaming disk module DAQmx Configure Logging (TDMS),

This API function is more efficient, simple to program, and takes up less system resources. It directly transfers the calibration information of the original data and channels from the board card to the hard disk via DMA, with a maximum speed of 1.2GB/s. In the process of acquisition, if it is not necessary to read the sampling value of the channel, the "Operation" of this module can be selected as "Record", so that the sampling value will be directly stored as a TDMS 2.0 file. Such flexible and efficient storage mode appropriately explains the flexibility required by flexible testing technology.

4. Project cases

A test system can synchronously sample 64 channels of signals in the system, which can be saved in real time at a maximum sampling rate of 3.3MS/s (all channels), and can also display and save real-time data at 300KS/S (all channels). For PXI hardware system, NI's 18 slot 3U PXIe-1075 chassis, PXIe-8130 controller, PXIe-6124, etc., PXIe-6124 synchronous sampling rate of 4MS/s per channel, 16 bit resolution, and PXie interface of bandwidth from one exclusive module to the controller are selected; The RAID 0 disk array composed of NI-8262 and HDD-8264 is selected as the data storage device, and the maximum data throughput can reach about 600MB/s.

At the same time, the system improves the channel trigger function for users, including analog trigger, digital edge trigger, analog reference trigger, etc., to meet various needs in different situations. In addition, the software adopts the state machine framework structure and modular programming style, which facilitates the revision and management of software functions and fully realizes the flexibility and expansion required by flexible testing technology.

The data acquisition function is encapsulated as a function module, and the measured data is saved to the hard disk in real time through DAQmx Configure Logging (TDMS) VI, which reduces the utilization of CPU and memory, and improves the execution efficiency of the program. The specific implementation method is shown in Figure 4.

5. Conclusion

This paper describes the implementation method of multi-channel, high sampling and real-time data storage and the matters needing attention. Based on a large number of data and a system example, it deeply analyzes the reliability, adaptability, flexibility and expansibility of multi-channel high-speed data acquisition. By introducing the data storage format of NI TDMS, it provides a reference for engineers to develop a multi-channel, high sampling rate, large amount of real-time data storage test system.

keyword: PXIE bus    High speed data acquisition    Streaming disc system Reference address: Analyze the Application of PXIE Bus in Multi channel High speed Data Acquisition Streaming Disk System

Previous: Application of CAN bus inclination sensor in construction machinery
Next: Application of Industrial Fieldbus Technology in Blast Furnace System

Recommended reading Latest update time: 2024-05-02 23:26

It is said that with this SoC, high speed Real time data acquisition /FPGA is not needed for processing
High speed and real-time data acquisition and processing is at the core of avionics, test and measurement equipment and medical imaging equipment. In the past, between the analog front end (AFE) and the processor, we needed an FPGA or ASIC to implement digital conversion and digital filtering functions. Recently, Mr. Pang Jinpeng, embedded processor business development manager of Texas Instruments (TI), introduced a new SoC of the company to us. It is said that it can not only replace FPGA in such systems, but also has shorter system development time, lower price and lower power consumption. The SoC model is 66AK2L06. 66 represents the C66x DSP, A represents the ARM core, K represents the keystone architecture, and 2 represents the second generation. The last number 06 indicates that it has six cores (two ARM cores and four DSP cores). The letter L is in memory of Hedy Lamarr, an Austrian Jew
[Embedded]
 It is said that with this SoC, FPGA is not needed for high-speed</font>real-time<font color='red '>data acquisition</font>/processing
FPGA based high speed data acquisition storage system Design of
Introduction With the development of information technology, especially the improvement of processing speed of various digital processors, real-time processing of large amounts of data has become a reality. However, in some harsh environments and when data cannot be transmitted in real time, the storage test method must be used. Storage test refers to a dynamic test technology that, under the condition that there is no impact on the tested object or the impact is within the allowable range, a micro storage test system is built into the tested object, and the information is quickly collected and stored on site in real time. After that, the memory is recovered, and the computer processes and reproduces the tested information. In view of the specific situation, we have developed a kind of large capacity data acquisition and storage system that can work with batteries, can be applied in various harsh environments, and can be recycled with small size and low power consumption. The overall design of the system The whole system uses FPGA as the core controller to organize work, which controls the read, write, erase and other operations of the whole system. The system mainly solves the following problems: acquisition
[Embedded]
high speed long-range data acquisition system Design
Absrtact:: Combined with the design of an actual remote high-speed system, this paper compares various commonly used data transmission modes, introduces the characteristics of PCI interface chips of various companies, and introduces the design ideas and various implementation schemes of high-speed data acquisition system. Keywords: USB FireWire Low Voltage Differential (LVDS) HOTLink PIC Data Acquisition Remote Transmission Data acquisition is the front end of the information processing system, and there are general data acquisition systems available for general data acquisition tasks. However, due to the diversity of data sources and user needs, it is impossible for a common acquisition device to meet the customized requirements. For example, a project needs to collect data sent from a high-speed CCD image processing board. The data transmission rate must be stable to 10Mbytes/s. The data source is a continuous data stream sent by a remote (about 50m) device
[Application]
DMA Development Based on Windows98 Platform high speed data acquisition system
Absrtact: This paper introduces the development of DMA virtual device driver based on Windows 98 platform, and gives a simple example of DMA virtual device driver development. Keywords: direct memory access (DMA) mode virtual device driver (VxD) VtoolsD Direct memory access not only has the characteristics of high speed and high efficiency, but also uses less CPU resources. Therefore, it is widely used in situations where high-speed, batch data exchange is required. It is not difficult to write DMA control program under DOS, but it is a very complicated job to compile a beautiful and practical interface, and the effect is often poor. The protection measures taken by Windows since its inception make it necessary for programmers to write special virtual device drivers when Windows interfaces directly with hardware. Windows virtual device drivers for DMA are not common because
[Embedded]
ISA based Bus Of high speed synchronization data acquisition system Design
With the rapid development of large-scale integrated circuits, the performance of PC has been continuously improved. The intelligent function card with high-performance microprocessor as the core embedded in the expansion slot of PC can form a distributed control system with excellent comprehensive performance. This structure can make full use of the control function of microprocessor, the fast data processing ability of PC, and the multi task working mode. For this distributed control system, the host should receive the data, working status and other information collected from the expansion card slave through frequency sensitivity; Send control commands or process data to slave computers. This kind of communication between master and slave computers has many ways according to different application conditions. However, when the data transmission speed is high, the amount of data is large, and information needs to be exchanged frequently, the dual port shared RAM buffer mode is the most appropriate. In order to sample microsecond or even nanosecond high-speed transient signals with a single chip microcomputer, a high-speed data acquisition system based on ISA bus, GPS synchronous clock and hardware circuit is studied
[MCU]
 <font color='red '>High speed</font>synchronization<font color='red'>data collection</font><font color='red '>system</font>design based on ISA<font color='red'>bus</font>
FPGA based high speed data acquisition system interface design
Introduction At present, more and more communication systems work in a very wide frequency band, especially for some wireless communications that have high requirements for confidentiality and anti-interference. With the processing speed of signal processing devices getting faster and faster, the data sampling rate is becoming higher and higher. In some electronic information fields, the processing frequency band should be as wide as possible The dynamic range should be as large as possible to get a wider frequency search range and more information. Therefore, the communication system puts forward higher requirements for the A/D sampling circuit of the signal processing front-end, that is, the A/D conversion speed is expected to be fast and the sampling accuracy is high, so as to meet the requirements of the system processing. The appearance of programmable gate array (FPGA) has significantly changed the design of digital systems. The application of programmable gate array FPGA can make the digital system design highly flexible, so the application of FPGA is more and more extensive, and the emergence of a new generation of FPGA -- Virtex Ⅱ PRO makes the function of FPGA more powerful, but
[Application]
USB interface high speed data acquisition Design and Implementation of Card
Absrtact: The implementation of high-speed data acquisition card based on USB interface is discussed. The system uses TI's TUSB3210 chip as the USB communication and master chip, which fully conforms to the USB1.1 protocol. It is a new type of data acquisition card. Keywords: USB A/D FIFO firmware The requirements of modern industrial production and scientific research on data acquisition are increasing day by day. In some high-speed and high-precision measurements such as transient signal measurement and image processing, high-speed data acquisition is required. Nowadays, the common high-speed data acquisition cards are generally PCI cards or ISA cards, which have the following disadvantages: troublesome installation; High price; Limited by the number of computer slots, addresses, and interrupt resources, the scalability is poor; In some test sites with strong electromagnetic interference, it is impossible to specifically conduct electromagnetic shielding for them, which leads to the distortion of the collected data. Universal Serial Bus (USB) was promoted by Compaq, Microsoft, IBM, DEC and other companies in 1995 to solve the shortage of traditional buses
[Application]
high speed Real time data acquisition Design and Implementation of Intelligent Controller
Introduction Since the early 1970s, the birth of microprocessor has promoted the rapid development and application of computer information technology. Data acquisition and processing is the integration of intelligent sensor system, signal acquisition conditioning and conversion, computer information and other technologies, and is an important means to obtain information. With the popularity of microprocessors, data acquisition technology plays an increasingly important role in the industrial field. The traditional data acquisition equipment controller is mainly based on MCU and PC. The former has limited data processing capability and poor real-time performance; The latter has high cost and poor flexibility. ARM microprocessor has the advantages of small size, low cost, and rich functions. FPGA parallel computing structure, rich I/O resources, has obvious advantages in high-speed real-time data processing. The system architecture of ARM+FPGA can integrate the advantages of both to achieve high-speed real-time data acquisition and processing. ARM and FPGA work in master slave mode. The main processor ARM selects American AT
[MCU]
 <font color='red '>Design and implementation of high-speed</font>real-time<font color='red'>data acquisition</font>intelligent controller
Small broadcast
Latest embedded articles
He Limin Column Microcontroller and embedded dictionary

Professor of Beijing University of Aeronautics and Astronautics, devoted to the promotion of single-chip microcomputer and embedded system for more than 20 years.

Change more Relevant hot search device
Copyright Electronic Engineering World Beijing B2-20211791 Jing ICP Bei 10001474-1 TSSP [2006] No. 258 Jinggong Network Anbei No. 11010802033920 Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved