Electronic Engineering World - Forum » forum › Electronic technology exchange › singlechip › Why does STC12C5A60S2 write data to EEPROM and then read it out

Back to list Send new posts reply

Read three thousand six hundred and seventy-six | return three

liushikai

eighty-two Posts	four TA resources

A grain of gold sand (medium)

Building owner

Published on December 17, 2012 at 10:07 Only the author

Why does STC12C5A60S2 write data to EEPROM and then read it out 30H larger than the original data [Copy Link]

Why does the STC12C5A60S2 write data to the EEPROM and then read it out 30H larger than the original data

data

This post is from Microcontroller Forum

Latest reply

cmyldd

You have saved ASCII code. Do you add 0X??, This is the 16th grade details reply Published on April 3, 2015 at 20:22

give the thumbs-up follow

Personal signature I want to learn electronics well. Better learn electronics!

report

ddllxxrr

10 thousand Posts	sixteen TA resources

Moderator

sofa

Published on 2012-12-17 12:04 Only the author

30H is exactly the decimal of ASCII code

This post is from Microcontroller Forum

Personal signature http://shop34182318.taobao.com/
https://shop436095304.taobao.com/?spm=a230r.7195193.1997079397.37.69fe60dfT705yr

Microcontroller minimum system

report

huangweichi123

one hundred and sixty-nine Posts	zero TA resources

A grain of gold sand (medium)

Bench

Published on April 3, 2015 at 17:26 Only the author

How do you use 12's internal eeprom? Can you teach me

This post is from Microcontroller Forum

report

cmyldd

twenty-four Posts	zero TA resources

A grain of gold sand (medium)

four floor

Published on April 3, 2015 at 20:22 From mobile phone Only the author

You have saved ASCII code. Do you add 0X??, This is the 16th grade

This post is from Microcontroller Forum

report

Back to list Send new posts reply

Guess you like it

activity More>>

look around

Miller effect of MOS switching on
1. In the first stage of MOS tube opening process, Vgs starts to rise, and Vds and Id remain unchanged. In this stage, the driving current charges the gate capacitor Cgs until Vgs reaches the threshold Vgs (th). In this stage, MOS tube is in the cut-off zone. In the second stage, the MOS tube starts to conduct, and the Id starts to have current and gradually increases. In the current growth range, the Id reaches the maximum current, and the Vds decreases slightly, because
How to coordinate the ground of switch tube and control branch of switching power supply?
The simulation result of super simple circuit is incorrect
Introduction to ARM
What is the difference between a programmer and a writer?
12V dual output power adapter
The two news I saw this morning were interesting: what are the choices for automatic driving? What can't be changed about CAN bus?
Structure design of a small DC electromagnet

Find Data Book?

EEWorld Datasheet Technical Support

Hot tags

Related articles More>>

The United States and others have emptied Korean semiconductor talents! Samsung and SK Hynix became the hardest hit areas
According to media reports, the competition for talents in the global semiconductor industry is intensifying. As a powerful semiconductor manufacturing country, South Korea is facing an unprecedented brain drain crisis. In recent years, with the rise of high-performance computing systems such as AI servers, the demand for semiconductor technicians has increased dramatically
Beijing: It is proposed to set up a supervision sandbox for the application of new technologies, new scenarios, new products and new models in the field of autonomous vehicles
On June 30, it was reported that, according to the official website of the Beijing Municipal People's Government, in order to promote the high-quality development of the autonomous car industry, help build a global digital economy benchmark city, and implement the guiding spirit of the municipal party committee and the municipal government on accelerating the legislation of autonomous cars, the relevant departments drafted the Beijing Autonomous Car Regulations（
It is reported that Google Tensor G5 chip is based on TSMC's 3nm process and has successfully entered the streaming stage
On July 1, it was reported that the Taiwan media Industrial and Commercial Times recently reported that the Tensor G5 chip for Google's flagship smartphone next year is expected to be based on the TSMC 3nm process, and has successfully entered the streaming stage. ▲ Google Tensor SoC chip is the core
Blocking the "Mother of Chips" EDA: American manufacturers almost monopolize the industry and cannot make chips without it
Anshi Semiconductor will invest 200 million dollars in Hamburg to develop the next generation wide band gap semiconductor products
It is reported that the EU plans to reduce tariffs on electric vehicles in China: but the tariffs on BYD remain unchanged
SK Haili sergeant announced that the solid-state drive PCB01: the highest performance in the industry!
Armour Hero is ambitious and aims to achieve 1000 layers of stacking of 3D NAND flash memory in 2027
EU legislation is imminent. It is reported that Apple has explored new technologies to make it easier to replace iPhone batteries
It is reported that Samsung has entered panel level packaging

New Post Express

Selected recommendation

Recommended by webmaster Previous

one /9

About Us About us customer service contact information Device Index Site Map Latest updates Mobile version

User hot search:

Room 1530, Floor 15, Block B, No. 18, Zhongguancun Street, Haidian District, Beijing Tel.: (010) 82350740 Post code: 100190

Quick reply Back to top Back to list